A Vector Instruction-based RISC Architecture for a Photovoltaic System Monitoring Camera
نویسندگان
چکیده
منابع مشابه
A Case for a RISC Architecture for Network Flow Monitoring
Several network management applications require high fidelity estimates of flow-level metrics. Given the inadequacy of current packet sampling based solutions, many proposals for application-specific monitoring algorithms have emerged. While these provide better accuracy, they increase router complexity and require router vendors to commit to hardware primitives without knowing how useful they ...
متن کاملA PSO-based Optimization of a fuzzy-based MPPT controller for a photovoltaic pumping system used for irrigation of greenhouses
The main asset of this paper is among the uses of fuzzy logic in the engineering sector and especially in the renewable energies as a large alternate of fossil energies, in this paper a PSO-based optimization is used to find the optimal scaling parameters, of a fuzzy logic-based MPPT controller, that maximize the efficiency of a photovoltaic pumping system. The tuning of input and output parame...
متن کاملA RISC-Based Moving Tiny Threads Architecture
We describe a RISC-based architecture for moving tiny light-weight threads instead of data in the multicore context. We assume the architecture to consist of homogeneous cores that are connected with an on-chip network. A sparse 3D torus is considered as a network delivering enough bandwidth. Besides rather ordinary ALU capabilities, each core maintains a rather large set of threads, and has se...
متن کاملCustomized Vector Instruction Set Architecture
This paper presents a methodology for synthesizing customized vector ISAs for various application domains targeting high performance execution. A number of applications from the telecommunication and linear algebra domains have been studied, and custom vector instructions sets have been synthesized. Three algorithms that compute the shortest paths in a directed graph (Dijkstra, Floyd and Bellma...
متن کاملCapability Hardware Enhanced RISC Instructions: CHERI Instruction-set architecture
This document describes the rapidly maturing design for the Capability Hardware Enhanced RISC Instructions (CHERI) Instruction-Set Architecture (ISA), which is being developed by SRI International and the University of Cambridge. The document is intended to capture our evolving architecture, as it is being refined, tested, and formally analyzed. We have now reached 70% of the time for our resea...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Transactions on Electrical and Electronic Materials
سال: 2012
ISSN: 1229-7607
DOI: 10.4313/teem.2012.13.6.278